root/include/soc/tegra/fuse.h

/* [<][>][^][v][top][bottom][index][help] */ 
/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef __SOC_TEGRA_FUSE_H__
#define __SOC_TEGRA_FUSE_H__

#define TEGRA20         0x20
#define TEGRA30         0x30
#define TEGRA114        0x35
#define TEGRA124        0x40

#define TEGRA_FUSE_SKU_CALIB_0  0xf0
#define TEGRA30_FUSE_SATA_CALIB 0x124

#ifndef __ASSEMBLY__

u32 tegra_read_chipid(void);
u8 tegra_get_chip_id(void);

enum tegra_revision {
        TEGRA_REVISION_UNKNOWN = 0,
        TEGRA_REVISION_A01,
        TEGRA_REVISION_A02,
        TEGRA_REVISION_A03,
        TEGRA_REVISION_A03p,
        TEGRA_REVISION_A04,
        TEGRA_REVISION_MAX,
};

struct tegra_sku_info {
        int sku_id;
        int cpu_process_id;
        int cpu_speedo_id;
        int cpu_speedo_value;
        int cpu_iddq_value;
        int core_process_id;
        int soc_speedo_id;
        int gpu_speedo_id;
        int gpu_process_id;
        int gpu_speedo_value;
        enum tegra_revision revision;
};

u32 tegra_read_straps(void);
u32 tegra_read_chipid(void);
int tegra_fuse_readl(unsigned long offset, u32 *value);

extern struct tegra_sku_info tegra_sku_info;

#endif /* __ASSEMBLY__ */

#endif /* __SOC_TEGRA_FUSE_H__ */
/* [<][>][^][v][top][bottom][index][help] */